Prof. Roshan G. Ragel
+9481 239 3913
Computer Engineering, 1CE04
Google Scholar
Personal Website

Bio

Roshan Ragel is a full professor in Computer Engineering at the University of Peradeniya. He is a skilled university lecturer and researcher with a doctorate in computer science and engineering and a passion for teaching, research and administration. His research interest is in the areas of fault-tolerant and dependable computing, accelerated and high-performance computing, wearable computing and synthesis of secure and reliable embedded processors.

Prof. Ragel received his PhD in Computer Science and Engineering from the University of New South Wales, Australia in 2007 and his BSc in Engineering from the University of Peradeniya, Sri Lanka in 2001. He was appointed a Senior Lecturer in Computer Engineering at the University of Peradeniya in December 2007 and a full professor since October 2017.

Prof. Ragel has co-authored about 150 peer-reviewed articles in topics including Micro-Architectural Support for Reliability and Security in Embedded Processors (SoC), Internet of Things (IoT), Side-Channel Attacks and Countermeasures, Application Specific Processor Design, High-Performance Computing such as Hardware/Software Acceleration of Bioinformatics Algorithms, Wearable Computing, Format-Preserving Digitisation and OCR of Local Language Text, and Completely Automated Public Turing test to tell Computers and Humans Apart (CAPTCHAs) in the Context of Mobile Applications. He has won a number of best paper awards in conference papers, the most prolific Sri Lankan author award from Elsevier Research in 2017 and the Presidential award for scientific publication in Sri Lanka in 2018.

He was a visiting research scholar at the UNSW, Sydney a few time and UIUC, Illinois once. He is a Senior Member of the IEEE and the IEEE Computer Society.

Research Interests: 
    • Micro-architectural Aspects of Embedded Systems Design & Security
    • Side-Channel Attacks and Countermeasures
    • Application-Specific Processor Design
    • Hardware/Software Acceleration of Bioinformatics Algorithms
Educational Qualifications: 
    • BSc Eng (Peradeniya)
    • PhD Computer Science and Engineering (UNSW)
Awards and Honours:
    1. Presidential Awards for Scientific Publications for the year 2016
    2. The Scopus most prolific Sri Lankan Author from 2011-16 by MOSTR, COSTi and Elsevier Research, May 2017
    3. Best Paper Award – The 7th International Conference on Information and Automation for Sustainability (ICIAfS 2014), Colombo, Sri Lanka
    4. e-Swabhinami 2012 award in the e-Science & Technology Category for the project titled “Open-source Framework for Lead Identification in Drug Design”
    5. Best Paper Award – The 6th International Conference on Information and Automation for Sustainability (ICIAfS2012), Beijing, China
    6. Won the First Franklin Pierce Center for Intellectual Property Essay Competition in Sri Lanka organized by School of Law at University of New Hampshire, 2012
    7. Best student paper award for ICT & Social Transformation track – The 5th International Conference on Information and Automation for Sustainability (ICIAfS2010)
Grants:
  1. [999,091 Euro funding through Erasmus+ from EU: 2020-2022] Improving Access to Science and Technology Higher Education in Resource-Poor Institutions through an Open Platform for Technology Enabled Active Learning Environment (TEAL2.o). The project will be carried out by a consortium of the following eleven universities and the European Center for Quality: UNIVERSITY OF PERADENIYA – Sri Lanka, UNIVERSITY OF MORATUWA – Sri Lanka, SLT CAMPUS (PVT) LTD – Sri Lanka, INDIAN INSTITUTE OF INFORMATION TECHNOLOGY ALLAHABAD – India, RK UNIVERSITY – India, VELLORE INSTITUTE OF TECHNOLOGY TRUST-VIT UNIVERSITY – India, ASIAN INSTITUTE OF TECHNOLOGY – Thailand, NARESUAN UNIVERSITY – Thailand, UNIVERSITATEA TRANSILVANIA DIN BRASOV – Rumania, ALMA MATER STUDIORUM – UNIVERSITA DI BOLOGNA – Italy, UNIVERSITETET I STAVANGER – Norway, and EUROPEAN CENTER FOR QUALITY OOD -Bulgaria.
  2. [150,000 Euro funding through Asi@Connect project from EU: 2019-2021] Uplifting Resources to Deploy IPv6, DNS/DNSSEC, identity access management and monitoring of the network performance and its security. The activities are (1) Host Workshops in Bhutan, Laos and Sri Lanka to train NREN technical people on IPv6, DNS/DNSSEC and monitoring of the network performance and security, and (2) Collaborative effort by LEARN, Royal University Bhutan, LERNET-Laos and APNIC. Prospective target countries: Laos, Bhutan, Nepal, Cambodia, Afghanistan, Myanmar, Sri Lanka, Philippines and Vietnam.

 

Available for Supervision: 

Yes

 

Publications:
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2020
  • A Retinex based GAN Pipeline to Utilize Paired and Unpaired Datasets for Enhancing Low Light Images
    Harshana Weligampola, Gihan Jayatilaka, Suren Sritharan, Roshan Godaliyadda, Parakrama Ekanayaka, Roshan Ragel, Vijitha Herath
    arXiv preprint arXiv:2006.15304
  • Wikidata based Location Entity Linking
    F Shanaz, RG Ragel
    Proceedings of the 2020 9th International Conference on Software and Computer Applications
  • Hardware Trojan Mitigation in Pipelined MPSoCs
    A Malekpour, R Ragel, T Li, H Javaid, A Ignjatovic, S Parameswaran
    ACM Transactions on Design Automation of Electronic Systems (TODAES)
  • F5N: Nanopore Sequence Analysis Toolkit for Android Smartphones
    Hiruna Samarakoon, Sanoj Punchihewa, Anjana Senanayake, Roshan Ragel, Hasindu Gamaarachchi
    bioRxiv 2020
  • A Framework for Multiple Ground Target Finding and Inspection Using a Multirotor UAS
    A Hinas, R Ragel, J Roberts, F Gonzalez
    Sensors 20 (1), 272
2019
  • Optical Character Translation Using Spectacles (OCTS)
    K Thiruthanigesan, RG Ragel
    2019 14th Conference on Industrial and Information Systems (ICIIS), 186-191
  • Named Entity Extraction of Wikidata Items
    ALF Shanaz, RG Ragel
    2019 14th Conference on Industrial and Information Systems (ICIIS), 40-45
  • Non-contact Infant Sleep Apnea Detection
    Gihan Jayatilaka, Harshana Weligampola, Suren Sritharan, Pankayraj Pathmanathan, Roshan Ragel, Isuru Nawinne
    2019 14th Conference on Industrial and Information Systems (ICIIS), 260-265
  • Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs
    U Kanewala, K Gamlath, H Ramanayake, K Herath, I Nawinne, R Ragel
    2019 Moratuwa Engineering Research Conference (MERCon), 228-233
  • Hardware Trojan Detection and Recovery in MPSoCs via On-line Application Specific Testing
    A Malekpour, R Ragel, D Murphy, A Ignjatovic, S Parameswaran
    2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
  • Multiple ground target finding and action using uavs
    A Hinas, R Ragel, J Roberts, F Gonzalez
    2019 IEEE Aerospace Conference, 1-11
  • An ensemble learning approach for electrocardiogram sensor based human emotion recognition
    T Dissanayake, Y Rajapaksha, R Ragel, I Nawinne
    Sensors 19 (20), 4495
2018
  • A novel filter-wrapper based feature selection approach for cancer data classification
    MMM Mufassirin, RG Ragel
    2018 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • A novel filter-wrapper based feature selection approach to enhance the accuracy of cancer classification
    MM Mufassirin, RG Ragel
    Faculty of Applied Science, South Eastern University of Sri Lanka
  • Near real-time data labeling using a depth sensor for emg based prosthetic arms
    G Prathap, TN Kumara, R Ragel
    Proceedings of SAI Intelligent Systems Conference, 310-325
  • A framework for vision-based multiple target finding and action using multirotor uavs
    A Hinas, R Ragel, J Roberts, F Gonzalez
    2018 International Conference on Unmanned Aircraft Systems (ICUAS), 1320-1327
  • Visual Design Platform for Wireless Sensor Network
    R Silva, A Dasanayaka, R Ragel, A Bandaranayake
    2018 Moratuwa Engineering Research Conference (MERCon), 384-389
  • Real-time video enhancement using graphical processing units
    R Silva, A Dasanayaka, R Ragel
    2018 Moratuwa Engineering Research Conference (MERCon), 549-554
  • Disambiguation of human names in text
    ALF Shanaz, R Ragel
    South Eastern University of Sri Lanka, University Park, Oluvil, Sri Lanka.
2017
  • Breaking Speck cryptosystem using correlation power analysis attack
    H Gamaarachchi, H Ganegoda, R Ragel
    Journal of the National Science Foundation of Sri Lanka 45 (4), 393-404
  • Burst switching using variable optical splitter based switches with wavelength conversion
    K Ratnam, RG Ragel, DCA Wehella
    2017 IEEE International Conference on Industrial and Information Systems (ICIIS)
  • Implementing a proven-secure and cost-effective countermeasure against the compression ratio info-leak mass exploitation (CRIME) attack
    J Alupotha, S Prasadi, J Alawatugoda, R Ragel, M Fawsan
    2017 IEEE International Conference on Industrial and Information Systems (ICIIS)
  • Separating tables from text and non-text objects in printed documents for digital reconstruction
    MACA Jahan, RG Ragel
    2017 IEEE International Conference on Industrial and Information Systems (ICIIS)
  • Dosguard: Protecting pipelined mpsocs against hardware trojan based dos attacks
    A Malekpour, R Ragel, A Ignjatovic, S Parameswaran
    2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)
  • Trojanguard: Simple and effective hardware trojan mitigation techniques for pipelined mpsocs
    A Malekpour, R Ragel, A Ignjatovic, S Parameswaran
    Proceedings of the 54th Annual Design Automation Conference 2017, 1-6
2016
  • Reproducing tables in scanned documents
    MACA Jahan, RG Ragel
    Journal of the National Science Foundation of Sri Lanka 44 (4)
  • A systematic feature selection process for a Sinhala character recognition system
    TN Kumara, R Ragel
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • Accelerating Mutual Information Analysis based Power Analysis Attacks Using GPU
    Malin Prematilake, Buddhi Wickramasinghe, Olitha Vithanage, Hasindu Gamaarachchi, Roshan Ragel
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • Leakage-resilient storage scheme for cryptographic applications
    J Alawatugoda, R Ragel, D Eranga, N Jayanath, C Somathilaka
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • To use or not to use: CPUs' cache optimization techniques on GPGPUs
    D Thambawita, RG Ragel, D Elkaduwe
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • Accelerating k-nn classification algorithm using graphics processing units
    S Selvaluxmiy, TN Kumara, P Keerthanan, R Velmakivan, R Ragel, S Deegalla
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • H-BFT: A fast Breadth-First Traversal algorithm for Sparse graphs and its GPU implementation
    DR Dabarera, H Karunarathna, E Harshani, RG Ragel
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • An optimized Parallel Failure-less Aho-Corasick algorithm for DNA sequence matching
    D Thambawita, RG Ragel, D Elkaduwe
    2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS)
  • Comparison of load balancing methods for Raspberry-Pi Clustered Embedded Web Servers
    MWP Maduranga, RG Ragel
    2016 International Computer Science and Engineering Conference (ICSEC), 1-4
  • Processor design for soft errors: Challenges and state of the art
    T Li, JA Ambrose, R Ragel, S Parameswaran
    ACM Computing Surveys (CSUR) 49 (3), 1-44
  • Affordable real-time environment monitoring system for greenhouses
    S Athukorala, I Weeraratne, D Jayathilaka, A Bandaranayake, R Ragel
    2016 Manufacturing & Industrial Engineering Symposium (MIES), 1-5
  • Smart campus phase one: Smart parking sensor network
    HMAPK Bandara, JDC Jayalath, ARSP Rodrigo, AU Bandaranayake, Z Maraikar, RG Ragel
    2016 Manufacturing & Industrial Engineering Symposium (MIES), 1-6
  • On implementing a client-server setting to prevent the Browser Reconnaissance and Exfiltration via Adaptive Compression of Hypertext (BREACH) attacks
    I Sankalpa, T Dhanushka, N Amarasinghe, J Alawathugoda, R Ragel
    2016 Manufacturing & Industrial Engineering Symposium (MIES), 1-5
  • Generalized and hybrid fast-ica implementation using gpu
    TN Kumara, H Gamaarachchi, G Prathap, R Ragel
    2016 Sixteenth International Conference on Advances in ICT for Emerging Regions (ICTer)
  • Switchable cache: utilizing dark silicon for application specific cache optimizations
    I Nawinne, H Javaid, R Ragel, S Parameswaran
    IET Computers & Digital Techniques 10 (4), 157-164
  • Comparative Analysis of Machine Learning Methods in Anomaly-based Intrusion Detection
    WDYN Piyasinghe, KEGAP Kadurugasyaya, KPDHM Karunatissa, SLP Yasakethu, RG Ragel
2015
  • Enabling security in embedded system: a new dimension
    CMM Mansoor, GR Roshan, R Swarnalatha
    Faculty of Arts and Culture, South Eastern University of Sri Lanka, University Park, Oluvil# 32360
  • Emerging trends and recent development in embedded system
    CMM Mansoor, GR Roshan, R Swarnalatha
    Faculty of Arts and Culture, South Eastern University of Sri Lanka, University Park, Oluvil# 32360
  • Pre-configured backup protection with limited resource sharing in elastic optical networks
    S Satkunarajah, K Ratnam, RG Ragel
    2015 IEEE 10th International Conference on Industrial and Information Systems (ICIIS)
  • Accelerating text-based plagiarism detection using gpus
    MAC Jiffriya, MACA Jahan, H Gamaarachchi, RG Ragel
    2015 IEEE 10th International Conference on Industrial and Information Systems (ICIIS)
  • The a to z of building a testbed for power analysis attacks
    H Gamaarachchi, H Ganegoda, R Ragel
    2015 IEEE 10th International Conference on Industrial and Information Systems (ICIIS) 
  • RotateCAPTCHA a novel interactive CAPTCHA design targeting mobile devices
    N Wickramasingha, H Keerawella, SAN Samarasinghe, RG Ragel
    2015 IEEE 10th International Conference on Industrial and Information Systems (ICIIS)
  • SecureD: A Secure Dual Core Embedded Processor
    RG Ragel, JA Ambrose, S Parameswaran
    arXiv preprint arXiv:1511.01946
  • Quadseal: Quadruple algorithmic symmetrizing countermeasure against power based side-channel attacks
    D Jayasinghe, A Ignjatovic, JA Ambrose, R Ragel, S Parameswaran
    2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)
  • Performance Evaluation Techniques for an Automatic Question Answering System
    T Gunawardena, N Pathirana, M Lokuhetti, R Ragel, S Deegalla
    International Journal of Machine Learning and Computing 5 (4), 294
  • Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs
    I Nawinne, H Javaid, R Ragel, S Radhakrishnan, S Parameswaran
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • Side channel attacks in embedded systems: A tale of hostilities and deterrence
    JA Ambrose, RG Ragel, D Jayasinghe, T Li, S Parameswaran
    Sixteenth International Symposium on Quality Electronic Design, 452-459
2014
  • Students Behavioural Analysis in an Online Learning Environment Using Data Mining (ICIAfS)
    IP Ratnapala, RG Ragel, S Deegalla
    arXiv preprint arXiv:1412.7813
  • To use or not to use: Graphics processing units for pattern matching algorithms
    V Thambawita, R Ragel, D Elkaduwe
    arXiv preprint arXiv:1412.7789
  • A Structured Hardware Software Architecture for Peptide Based Diagnosis of Baylisascaris Procyonis Infection (ICIAfS14)
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel, M Niranjan
    arXiv preprint arXiv:1412.7811
  • LineCAPTCHA Mobile: A User Friendly Replacement for Unfriendly Reverse Turing Tests for Mobile Devices (ICIAfS14)
    CB Bulumulla, RG Ragel
    arXiv preprint arXiv:1412.7677
  • A Fuzzy Based Model to Identify Printed Sinhala Characters (ICIAfS14)
    GI Gunarathna, MAP Chamikara, RG Ragel
    arXiv preprint arXiv:1412.7680
  • Locating tables in scanned documents for reconstructing and republishing (iciafs14)
    AJ Mac, RG Ragel
    arXiv preprint arXiv:1412.7689 
  • A Feasibility Study on Programmer Specific Instruction Set Processors (PSISPs)
    T Abeysinghe, N Hassan, RG Ragel
    arXiv preprint arXiv:1412.7692
  • Accelerating Correlation Power Analysis Using Graphics Processing Units
    H Gamaarachchi, R Ragel, D Jayasinghe
    arXiv preprint arXiv:1412.7682
  • Register Spilling for Specific Application Domains in Application Specific Instruction-set Processors
    M Salgado, RG Ragel
    arXiv preprint arXiv:1412.7664 
  • To use or not to use: Graphics processing units (GPUs) for pattern matching algorithms
    D Thambawita, R Ragel, D Elkaduwe
    7th International Conference on Information and Automation for Sustainability
  • LineCAPTCHA mobile: A user friendly replacement for unfriendly reverse turing tests for mobile devices
    CB Bulumulla, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • Efficient switch architectures for pre-configured backup protection with sharing in elastic optical networks
    S Satkunarajah, K Ratnam, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • A structured hardware software architecture for peptide based diagnosis—Sub-string matching problem with limited tolerance
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel, M Niranjan
    7th International Conference on Information and Automation for Sustainability
  • A fuzzy based model to identify printed sinhala characters
    GI Gunarathna, MAP Chamikara, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • A feasibility study on programmer specific instruction set processors
    T Abeysinghe, N Hassan, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • Plagiarism detection on electronic text based assignments using vector space model
    MAC Jiffriya, MACA Jahan, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • Locating tables in scanned documents for reconstructing and republishing
    MACA Jahan, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • Accelerating correlation power analysis using graphics processing units (gpus)
    H Gamaarachchi, R Ragel, D Jayasinghe
    7th International Conference on Information and Automation for Sustainability
  • A structured hardware software architecture for peptide based diagnosis of Baylisascaris Procyonis infection
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel, M Niranjan
    7th International Conference on Information and Automation for Sustainability
  • Register spilling for specific application domains in ASIPs
    M Salgado, RG Ragel
    7th International Conference on Information and Automation for Sustainability
  • Students behavioural analysis in an online learning environment using data mining
    IP Ratnapala, RG Ragel, S Deegalla
    7th International Conference on Information and Automation for Sustainability
  • Accelerating rabin karp on a graphics processing unit (gpu) using compute unified device architecture (cuda)
    N Dayarathne, R Ragel
    7th International Conference on Information and Automation for Sustainability
  • Advanced modes in AES: Are they safe from power analysis based side channel attacks?
    D Jayasinghe, R Ragel, JA Ambrose, A Ignjatovic, S Parameswaran
    2014 IEEE 32nd International Conference on Computer Design (ICCD), 173-180
  • Modeling Mobile User Behavior for Anomaly Detection
    S Buthpitiya
    Carnegie Mellon University
  • Reconfigurable Computing: innovative technology for scientific community
    CMM Mansoor, RG Ragel, S Radhakrishnan
    Faculty of Arts & Culture South Eastern University of Sri Lanka Oluvil# 32360 Sri Lanka
  • Embedded System: Enhancement of performance with new challenges and Solutions
    CMM Mansoor, RG Ragel, S Radhakrishnan
    Faculty of Arts & Culture South Eastern University of Sri Lanka Oluvil# 32360 Sri Lanka
2013
  • Hardware software co-design of the Aho-Corasick algorithm: Scalable for protein identification?
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • Authorship detection of SMS messages using unigrams
    R Ragel, P Herath, U Senanayake
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • Accelerating motif finding in DNA sequences with multicore CPUs
    P Perera, R Ragel
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • Hardware accelerated protein inference framework
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • AntiPlag: Plagiarism detection on electronic submissions of text based assignments
    MAC Jiffriya, MACA Jahan, RG Ragel, S Deegalla
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • String matching with multicore CPUs: Performing better with the Aho-Corasick algorithm
    S Arudchutha, T Nishanthy, RG Ragel
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • Software implementation level countermeasures against the cache timing attack on advanced encryption standard
    U Herath, J Alawatugoda, R Ragel
    2013 IEEE 8th International Conference on Industrial and Information Systems
  • Performance analysis of supervised learning classifiers for the prediction of child birth weight
    MAC Akmal Jahan, AM Razmy, RG Ragel, S Deegalla
    Faculty of Applied Sciences, South Eastern University of Sri lanka
  • Cost-Efficient Soft-Error Resiliency for ASIP-based Embedded Systems.
    T Li
    University of New South Wales, Sydney, Australia,
  • Cluster Based Natural Language Question Answering for e-Resources in a Library
    MACA Jahan, MAC Jiffriya, RG Ragel, S Deegalla
    The University of Peradeniya
  • Software Hardware Co-Design for Protein Indentification
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel, M Niranjan
    The University of Peradeniya
  • Evaluating a Data Level Parallelism Approach in Drug Discovery Research
    U Senanayake, A Sivanathan, R Ragel
    The University of Peradeniya
  • Graphics Processing Units: To Use or Not to Use?
    D Thambawita, NC Ellepola, RG Ragel, D Elkaduwe
    The University of Peradeniya
  • Drma: Dynamically reconfigurable mpsoc architecture
    Lawrance Zhang, Jude Angelo Ambrose, Jorgen Peddersen, Sri Parameswaran, Roshan Ragel, Swarnalatha Radhakrishnan, Kewal K Saluja
    Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
  • A novel intermittent fault Markov model for deep sub-micron processors
    B Saghaie, R Ragel, S Parameswaran, A Ignjatovic
    Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI 
  • Machine learning based search space optimisation for drug discovery
    U Senanayake, R Prabuddha, R Ragel
    2013 IEEE Symposium on Computational Intelligence in Bioinformatics and Computational Biology (CIBCB)
  • CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors
    Tuo Li, Muhammad Shafique, Semeen Rehman, Swarnalatha Radhakrishnan, Roshan Ragel, Jude Angelo Ambrose, Jörg Henkel, Sri Parameswaran
    2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 707-712
  • A Study on Instruction-set Selection Using Multi-application Based Application Specific Instruction-set Processors
    RG Ragel, S Radhakrishnan, JA Ambrose, S Parameswaran
    2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems
  • Plagiarism Detection On Electronic Submissions Of Text Based Assignments
    MAC Jiffriya
2012
  • DIMSim: A rapid two-level cache simulation approach for deadline-based MPSoCs
    MS Haque, R Ragel, A Ambrose, S Radhakrishnan, S Parameswaran
    Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
  • Power Aware Instruction Scheduling for Microcontrollers
    K Samarasinghe, M Jayasekara, D Elkaduwe, RG Ragel
    International Journal of Scientific and Research Publications 2 (10), 135-150
  • High throughput virtual screening with data level parallelism in multi-core processors
    U Senanayake, R Prabuddha, R Ragel
    2012 IEEE 6th International Conference on Information and Automation for Sustainability
  • Instruction-set selection for multi-application based asip design: An instruction-level study
    R Ragel, S Radhakrishnan, A Ambrose
    2012 IEEE 6th International Conference on Information and Automation for Sustainability
  • Constant time encryption as a countermeasure against remote cache timing attacks
    D Jayasinghe, R Ragel, D Elkaduwe
    2012 IEEE 6th International Conference on Information and Automation for Sustainability
  • Randomized instruction injection to counter power analysis attacks
    JA Ambrose, RG Ragel, S Parameswaran
    ACM Transactions on Embedded Computing Systems (TECS) 11 (3), 1-28
  • Commentz-walter: Any better than aho-corasick for peptide identification?
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel, M Niranjan
    International journal of research in computer science 2 (6), 33
  • Accelerating string matching for bio-computing applications on multi-core CPUs
    D Herath, C Lakmali, R Ragel
    2012 IEEE 7th International Conference on Industrial and Information Systems (ICIIS)
  • Improving the throughput of the AES algorithm with multicore processors
    A Barnes, R Fernando, K Mettananda, R Ragel
    2012 IEEE 7th International Conference on Industrial and Information Systems (ICIIS)
  • system for CE
    RG Ragel
    University of Peradeniya
  • Classification of resources in an e-library using machine learning algorithms
    A MAC Jahan, RG Ragel
    Faculty of Applied Sciences, South Eastern University of Sri Lanka
  • Reli: Hardware/software checkpoint and recovery scheme for embedded processors
    T Li, R Ragel, S Parameswaran
    2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 875-880
  • Randomized Instruction Injection to Counter Power Analysis Attacks
    JA Ambrose, RG Ragel, S Parameswaran
    ACM Transactions on Embedded Computer Systems 11 (3)
2011
  • Eye Gaze Direction for Human-Computer Interaction
    M Gunarathne, R Bandara, D Elkaduwe, R Ragel
    University of Peradeniya
  • Low Cost Telepresence Robot
    V Thambawita, K Herath, R Ragel, D Elkaduwe
    University of Peradeniya
  • A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks
    A Arora, S Parameswaran, R Ragel, D Jayasinghe
    2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications
  • Countermeasures against Bernstein's remote cache timing attack
    J Alawatugoda, D Jayasinghe, R Ragel
    2011 6th International Conference on Industrial and Information Systems, 43-48
  • Tile optimization for area in FPGA based hardware acceleration of peptide identification
    SM Vidanagamachchi, SD Dewasurendra, RG Ragel, M Niranjan
    2011 6th International Conference on Industrial and Information Systems, 140-145
  • Heterogeneous processor pipeline for a product cipher application
    IB Nawinne, MS Wickramasinghe, RG Ragel, S Radhakrishnan
    2011 6th International Conference on Industrial and Information Systems, 32-37
  • A hybrid hardware--software technique to improve reliability in embedded processors
    RG Ragel, S Parameswaran
    ACM Transactions on Embedded Computing Systems (TECS) 10 (3), 1-16
  • Multiprocessor information concealment architecture to prevent power analysis-based side channel attacks
    JA Ambrose, RG Ragel, S Parameswaran, A Ignjatovic
    IET computers & digital techniques 5 (1), 1-15