Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs Embedded Systems and Computer Architecture Team Members